|CÁC BÀI BÁO KHOA HỌC||15:25:08 Ngày 30/11/2021 GMT+7|
This paper introduces the 10b 1MS/s 0.5mW SAR ADC with double sampling technique. It utilizes the double sampling technique to reduce power. The SAR ADC is implemented in CMOS 1P8M 65nm technology and occupies 0.111um 2. The maximum sampling rate is 1MS/s. The simulated SNDR and SFDR are 55.6dB and 62.7dB, respectively at input frequency of 484kHz. Power consumption of the data converter is total 507uW with 1.2-V supply. ©2009 IEEE.
|Lee T., Kim M.-Y., Kim Y., Pham P.-H.|
|231.pdf 231.pdf Gửi cho bạn bè|
|Từ khóa : 65nm technology; Data converter; Double sampling; Double sampling technique; Input frequency; Power Consumption; Sampling rates; SAR ADC; Programmable logic controllers; Multicarrier modulation|
|CÁC ĐƠN VỊ THÀNH VIÊN VÀ TRỰC THUỘC|
|THÔNG BÁO MỚI|